Logic gate: Difference between revisions
Jump to navigation
Jump to search
added example |
added example |
||
| Line 26: | Line 26: | ||
}} | }} | ||
{{EmbedViewer | |||
|rle = x = 248, y = 46, rule = B3/S23 | |||
24bo84bo83bo$22bobo82bobo81bobo$12b2o6b2o75b2o6b2o74b2o6b2o$11bo3bo4b | |||
2o12b2o60bo3bo4b2o12b2o59bo3bo4b2o12b2o$10bo5bo3b2o12b2o59bo5bo3b2o12b | |||
2o58bo5bo3b2o12b2o$2o8bo3bob2o4bobo60b2o8bo3bob2o4bobo59b2o8bo3bob2o4b | |||
obo$2o8bo5bo7bo60b2o8bo5bo7bo59b2o8bo5bo7bo$11bo3bo80bo3bo79bo3bo$12b | |||
2o83b2o82b2o$23bo84bo83bo$24b2o46b2o35b2o46b2o34b2o46b2o$23b2o47b2o34b | |||
2o47b2o33b2o47b2o5$52bobo166bobo$30bobo19b2o61bobo81bobo19b2o$31b2o20b | |||
o62b2o82b2o20bo$31bo84bo83bo$72b3o82b3o81b3o$71bo3bo80bo3bo79bo3bo$70b | |||
o5bo78bo5bo77bo5bo$46bo23bo5bo78bo5bo53bo23bo5bo$38bo5b2o27bo49bo34bo | |||
48bo5b2o27bo$39b2o4b2o24bo3bo48b2o30bo3bo47b2o4b2o24bo3bo$38b2o32b3o | |||
48b2o32b3o47b2o32b3o$73bo84bo83bo3$37b2o35b3o45b2o35b3o81b3o$38b2o34b | |||
3o46b2o34b3o81b3o$37bo7bobo25bo3bo44bo7bobo25bo3bo51bobo25bo3bo$46b2o | |||
19bobo61b2o19bobo60b2o19bobo$46bo20b2o3b2o3b2o52bo20b2o3b2o3b2o51bo20b | |||
2o3b2o3b2o$68bo84bo83bo2$30bo84bo$30b2o83b2o$29bobo21bo60bobo21bo83bo$ | |||
54b2o5bo77b2o5bo76b2o5bo$53b2o4b2o77b2o4b2o76b2o4b2o$60b2o83b2o82b2o2$ | |||
74b2o83b2o82b2o$74b2o83b2o82b2o! | |||
|position = center | |||
|viewerconfig = #C [[ ZOOM 4 THEME Book WIDTH 1000 AUTOSTART LOOP 200 PAUSE 3 GPS 10 ]] | |||
|caption = An OR gate with SW and NE input and SW output<br>left: 1 OR 1 = 1 • center: 1 OR 0 = 1 • right: 0 OR 1 = 1 | |||
|style = width:320px; | |||
}} | |||
==See also== | ==See also== | ||
Revision as of 18:30, 25 October 2022
| This article is a stub. You can help LifeWiki by expanding it. |
A logic gate is a circuitry component that performs one or more boolean functions on a signal. A Toffoli gate is an example.
| An AND gate with SW and NW input left: 1 AND 1 = 1 • center: 1 AND 0 = 0 • right: 0 AND 1 = 0 (click above to open LifeViewer) |
| A NOT gate with NW input and SW output The period 30 output stream (NOT 0 = 1) is interrupted by an input bit (NOT 1 = 0) (click above to open LifeViewer) |
| An OR gate with SW and NE input and SW output left: 1 OR 1 = 1 • center: 1 OR 0 = 1 • right: 0 OR 1 = 1 (click above to open LifeViewer) |